

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
APPLICATION FOR UNITED STATES LETTERS PATENT

Title:

**METHOD FOR FORMING HIGH RESISTIVE REGION
IN SEMICONDUCTOR DEVICE**

Kyeong Keun Choi

Buksan Apt. 223-1604, Hwangolmaeul
Yungtong-Dong
Paldal-Ku, Suwobn-Shi
Kyungki-Do, Republic of Korea

METHOD FOR FORMING HIGH RESISTIVE REGION IN SEMICONDUCTOR DEVICE

BACKGROUND

5

1. Field of the Invention

[0001] The present invention relates to a method for forming a high resistive region in a semiconductor device and, more particularly, to a method for forming a high resistive region in a semiconductor device capable of
10 reducing the eddy current between elements formed in a semiconductor substrate and the substrate to minimize reduction in the quality factor (Q reduction).

2. Discussion of Related Art

15 **[0002]** In a CMOS RF technology, RF is lowered to a base band level using direct conversion, etc., thus allowing RF chips to be manufactured even with a common CMOS process. This technology is a nucleus technology to integrate the base band and RF into a single chip, which enables system on chip (SoC) for wireless communication devices to be developed. For system
20 on chip, it is required that a RF integrated circuit be fabricated in which the active element and the passive element are formed on a single semiconductor substrate by means of a batch process. By using components having functions of amplifying a weak signal and converting the frequency when the RF integrated circuit is fabricated, not only the RF system can be miniaturized and

lightened but also the number of the components can be significantly reduced, thus resulting in increase in the production yield.

[0003] FIG. 1 is a three-dimensional perspective view illustrating an exemplary RF CMOS having an active element and a passive element formed
5 on the same substrate.

[0004] As shown in FIG. 1, not only the active element and the passive element but also electrical connections with unit elements are simultaneously formed on the semiconductor substrate by means of a batch process. It is thus possible to accomplish the RF CMOS having a reduced size, high reliability
10 and a uniform characteristic compared to a conventional RF circuit substrate. Further, it has been known that this type of RF CMOS has a low manufacturing cost and a high competitiveness in wireless communication device market since packages for individual components are not required, compared to a case where the RF circuit is formed using individual
15 components. In other words, in order to fabricate the RF circuit in the prior art, the RF circuit substrate in which the active element and the passive element being individual components are mounted on a ceramic substrate, etc. was used. As the wireless systems becomes miniaturized and mass-produced, however, the circuit substrate is replaced with the semiconductor substrate.

[0005] As such, the RF CMOS device is classified into the active element and the passive element. The resistor, the inductor and the capacitor are formed in the passive element and a wiring may be formed between the active element and the passive element. In the above, characteristics of the passive element are provided as data that are generated by measuring RF
20

characteristics from a standard device of a defined structure and size, extracting equivalent circuit parameters and inducing characteristic rules. At this time, the inductor has usually a spiral structure. The characteristic of the inductor is varied depending on line width and distance of a metal, the number
5 of a spiral. These characteristics are provided as data that are produced by extracting the equivalent circuit parameters and inducing characteristic rules form the RF CMOS device.

[0006] The quality factor (Q) is reduced in the inductor being the passive element due to eddy current, etc. in the RF device. In order to prevent
10 this, the inductor is formed on a high resistive Si substrate, SOI, SOS, quartz substrate of over 10ohm-cm. This technology, however, has problems that a substrate must be newly purchased, various complicated technologies are needed, etc.

15 SUMMARY OF THE INVENTION

[0007] The present invention is contrived to solve the aforementioned problems. The present invention is to provide a method for forming a high resistive region in a semiconductor device capable of minimizing reduction in the quality factor (Q reduction) by preventing, by maximum, the eddy current
20 from occurring in the substrate due to an inductor, in such a manner that a pattern having the bottom wider in width than the top such as a trench is formed in a region where the inductor will be formed by performing an etch process of a combination of two-step or multi-step dry etch and wet etches, and the trench is buried with an insulating material to easily form a high

resistive region while forming an air gap at the corner of the bottom of the trench using a coverage characteristic of the insulating material.

[0008] One aspect of the present invention is to provide a method for forming a high resistive region in a semiconductor device, comprising the steps of: forming a trench, in which a width of a bottom is wider than a top, in a given region of a semiconductor substrate; and burying the trench with an insulating layer while forming empty spaces at both corners of the bottom of the trench, by using a coverage characteristic of an insulating material.

[0009] In the aforementioned of a method for forming a high resistive region in a semiconductor device according to another embodiment of the present invention, the step of forming the trench comprises the steps of forming a mask pattern on the semiconductor substrate, etching the semiconductor substrate to a given depth by means of a first etch process, thus forming the trench, forming the trench to a target depth by means of a second etch process in a vertical and a horizontal directions, while forming the trench having the bottom wider in width than the top, and removing the mask pattern. At this time, upon the first etch process, polymer is deposited on the sidewall of the trench while being generated, thus serving as an anti-etch film at the time of the second etch process. Preferably, said first etch process is performed using a dry etch process and the second etch process is performed using a wet etch process. Meanwhile, the first etch process may be performed by applying a power of 300W to 2000W in an RIE reactor and using an etch gas containing chlorine. Furthermore, the second etch process may use a mixed solution of $\text{HNO}_3\text{:HF:H}_2\text{O}$ as an etchant.

[0010] The insulating layer is formed using a conventional technology. At this time, the insulating layer may be formed using a thin spin on dielectric (SOD) film or a thin CVD film. For example, the CVD film is formed of a TEOS oxide film. The CVD film is deposited by means of the chemical vapor deposition method under a temperature in the range of 300 to 500°C in the CVD reactor and is buried into the trench while not being formed at both corners of the bottom of the trench due to deposition characteristics, such as the coverage.

[0011] Before the trench is buried, a SiN thin film may be deposited on the substrate including the inner surface of the trench.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] The above and other objects, features and advantages of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawings, in which:

[0013] FIG. 1 is a three-dimensional perspective view illustrating an exemplary RF CMOS having an active element and a passive element formed on the same substrate; and

[0014] FIGs. 2A to 2G are sectional views illustrating the steps of forming a high resistive region in a semiconductor device according to an embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0015] The present invention will now be described in detail in connection with preferred embodiments with reference to the accompanying drawings, in which like reference numerals are used to identify the same or similar parts.

5 **[0016]** FIGs. 2A to 2G are sectional views illustrating steps of forming a high resistive region in a semiconductor device according to an embodiment of the present invention.

[0017] Referring to FIG. 2A a mask pattern 202, in which an isolation region or a region for increasing a resistance value (hereinafter referred to as
10 'high resistive region') is defined, is formed on a semiconductor substrate 201. The semiconductor substrate 201 of the high resistive region is etched by means of a first etch process, thus forming a trench 201a.

[0018] If it is the case where a RF integrated circuit having the passive element and the active element including the inductor is implemented on the
15 same substrate, a region in which the inductor will be formed may be defined as a high resistive region so as to prevent the eddy current from generating in the substrate 201 due to the inductor.

[0019] In the above, the mask pattern 202 for defining the high resistive region may be formed using a photoresist pattern but may be formed using a
20 stack structure pattern of the pad oxide film and the pad nitride film. At this time, the thickness of the mask pattern 202 may be decided depending on the thickness of the semiconductor substrate 201 of the high resistive region. For example, if the thickness of the semiconductor substrate 201 is 10 μm , the

mask pattern 202 may be formed in a thickness of 2 μm to 4 μm considering the etch selectivity between the substrate and the mask pattern.

[0020] Meanwhile, the first etch process may be performed using a dry etch process, which etches the semiconductor substrate 201 as much thickness as 4 μm to 6 μm . The dry etch process may be performed by applying a power of 300W to 2000W (8inch wafer basis) in an RIE (reactive ion etch) reactor and using an etch gas containing chlorine (Cl_2). At this time, the etch gas containing Cl_2 may use a gas where Cl_2 of 10 to 300sccm, Ar of 100 to 1000sccm and O_2 of 5 to 100sccm are mixed as the etch gas.

[0021] By reference to FIG. 2B, a second etch process is performed so that etch is performed in a lateral direction while the high resistive region is more deeply etched. At this time, polymer (not shown) remaining at the sides of the trench 201a, which is generated during the first etch process implemented in FIG. 2A, serves as an anti-etch film, the sides of the trench 201a at the time of the second etch process is rarely etched. For this reason, the width at the bottom of the trench 201a becomes wider than that at the top of the trench 201a. The second etch process may be performed using the etch process and may use a mixed solution of HNO_3 : HF : H_2O as an etchant.

[0022] Meanwhile, if it is desired to more deeply form the trench, the first etch process and the second etch process are repeatedly performed to form the trench of a target depth.

[0023] With reference to FIG. 2C, after removing the mask pattern 202 in FIG. 2B, an insulating layer 203 is formed on the entire structure so that the trench 201a is buried. In this case, if the insulating layer 203 is formed

utilizing a coverage characteristic of the insulating layer 203, the insulating layer 203 is not buried into the portions whose width is widened at the bottom of the trench 201a. This causes an empty air layer 204 to be formed.

[0024] The insulating layer may be formed using a conventional
5 technology. At this time, the insulating layer may be formed using the thin spin on dielectric (SOD) film or the thin CVD film. For example, the CVD film is formed using a TEOS oxide film. The CVD film is deposited by means of the chemical vapor deposition method under a temperature in the range of 300°C to 500°C in the CVD reactor and is buried into the trench while not
10 being formed at both corners of the bottom of the trench due to the deposition characteristic.

[0025] In the concrete, for example, if the insulating layer 203 is formed by depositing the TEOS oxide film by means of the chemical vapor deposition method while keeping a temperature in the range of 300°C to 500°C in the
15 CVD reactor, the trench 201a can be buried with the insulating layer 203 while forming the air layer 204 using the coverage characteristic of the insulating layer 203.

[0026] Meanwhile, before the trench 201a is buried with the insulating layer 203, a SiN thin film (not shown) may be deposited. At this time, it is
20 preferred that the SiN thin film is deposited in a thickness of 200 to 1000Å. By depositing the thin SiN film, it is possible to more effectively prevent the eddy current from occurring in the substrate 201 due to the inductor.

[0027] Referring to FIG. 2D, the insulating layer on the semiconductor substrate 201 is removed by means of the polishing process, thus making the

insulating layer 203 left only in the trench 201a. At this time, the polishing process may be performed by a chemical mechanical polishing process. The high resistive region 205 is thus formed. If the inductor is formed on the high resistive region 205, it prevents the eddy current from being generated in the substrate due to the inductor, thus preventing reduction in the quality factor.

[0028] Thereafter, the active element and the passive element are formed in the semiconductor substrate 201 by means of a common process. The inductor may be formed in the high resistive region 205. This process will be described below in short by way of an example.

[0029] By reference to FIG. 2E the active element (not shown) and the passive element (not shown) are formed on the semiconductor substrate 201 by means of a common process. The active element may include a capacitor or a thin film resistor shown in FIG. 1. The passive element may include the transistor shown in FIG. 1. As such, the first interlayer insulating film 206 is formed on the semiconductor substrate 201 while the active element and the passive element are formed.

[0030] With reference to FIG. 2F, a first inductor layer 207 is formed and a second interlayer insulating film 208 is then formed. A given portion of the second interlayer insulating film 208 on the high resistive region 205 is then etched to form a via hole. Next, a conductive material is buried into the via hole to form a via plug 209. Thereafter, after sequentially forming an anti-etch film 209 and a third interlayer insulating film 210, the third interlayer insulating film 210 and the anti-etch film 209 on the high resistive region 205 by means of the etch process, thereby exposing portions of the second

interlayer insulating film 208 and the via plug 209. Thereby, a region 212 where the second inductor layer will be formed is defined.

[0031] Referring to FIG. 2G, the region from which the third interlayer insulating film 210 and the anti-etch film 209 are removed is buried with a
5 conductive material to form a second inductor layer 213.

[0032] As described above, according to the present invention, a trench having the bottom wider in width than the top is formed in a region where an inductor will be formed by means of a two-step etch process. The trench is buried with an insulating material while forming an air gap at the corner of the
10 bottom of the trench using a coverage characteristic of the insulating material. Therefore, the present invention has advantageous effects that not only a high resistive region can be easily formed but also generation of the eddy current in a substrate due to the inductor can be prevented by maximum to minimize the quality factor.

[0033] Although the present invention has been described in connection
15 with the embodiment of the present invention illustrated in the accompanying drawings, it is not limited thereto. It will be apparent to those skilled in the art that various substitutions, modifications and changes may be made thereto without departing from the scope and spirit of the invention.

20